WHAT IS CLAIMED IS:

6

4

5

6

7

8

9

1. A high speed adder in which provisional carriers
2 composed of a pair of signals that indicate a case where carry
3 is produced from a low order bit and a case where no carry is
4 produced therefrom are generated in advance and an actual carrier
5 is selected from the provisional carriers in accordance with

selection information from the low order bit:

- 7 a carrier transfer path; and
- a plurality of converters, each of which converts the provisional carriers into provisional sums composed of a pair of signals that indicate the case where the carry is produced from the low order bit and the case where no carry is produced therefrom, the converters being provided on a predetermined portion of the carrier transfer path.
 - 2. An adder according to claim 1, wherein, when the adder is a 2^{N} (N is an integer of 3 or more)-bit adder, the carrier transfer path comprises (N+1) or less circuit stages,
 - wherein a first circuit stage receives two input data for each corresponding bit and an input carry signal from an outside, generates a bit sum of a least significant bit, outputs the bit sum to the outside, generates provisional carriers corresponding to each of bits other than the least significant bit, and outputs the generated provisional carriers to a following circuit stage,
- wherein second to N-th circuit stages convert the provisional carriers corresponding to higher $(2^{(N-1)}-1)$ bits other than a most significant bit, of the provisional carriers into the provisional sums by at least one of the converters in course of transfer, and generate actual carriers from the provisional carriers corresponding to lower $(2^{(N-1)}-1)$ bits other

- 16 than the least significant bit, and
- wherein a (N+1)-th circuit stage outputs data other than

37

- 18 a bit sum of the least significant bit, of sum data of the two
- 19 input data and an output carry signal to the outside.
 - 1 3. An adder according to claim 2, wherein, when the input
 - 2 data is arranged in an order from the most significant bit to
 - 3 the least significant bit, at least one of the converters is
 - 4 located corresponding to a $(2^{(N-M-1)}+1)$ -th bit to a $2^{(N-M)}$ -th bit
 - 5 from the most significant bit of the input data in a (N-M+1)-th
- 6 circuit stage which is specified by an integer M that satisfies
- 7 $1 \leq M < N$.
- 1 4. An adder according to claim 2, wherein the first circuit
- 2 stage comprises:
- 3 $(2^{N}-1)$ conditional cells, each of which receives
- 4 corresponding bits of the two input data to perform an exclusive
- 5 OR operation, generates the provisional carriers composed of
- 6 the pair of signals that indicate the case where the carry is
- 7 produced from the low order bit and the case where no carry is
- 8 produced therefrom, and outputs the generated provisional
- 9 carriers, the conditional cells being provided corresponding
- 10 to a most significant bit of 2^N bits to a bit higher than the
- 11 least significant bit thereof by one; and
- 12 a full adder that receives the least significant bits of
- 13 the two input data and the output carry signal and generates
- 14 an exclusive OR signal and a carry signal.
 - 1 5. An adder according to claim 4, wherein each of the
 - 2 conditional cells comprises:

- a first gate that receives two input bits and performs $\,$
- 4 an AND operation on the two input bits to output a first signal;
- a second gate that receives the two input bits and performs
- 6 an OR operation on the two input bits to output a second signal;
- a third gate that receives the first signal outputted from
- 8 the first gate and inverts the received first signal to output
- 9 a third signal; and
- a fourth gate that receives the second signal outputted
- 11 from the second gate and the third signal outputted from the
- 12 third gate and performs the AND operation on the second signal
- 13 and the third signal to output a fourth signal,
- 14 wherein the first signal outputted from the first gate
- 15 is given as a first carry signal which is the carry signal in
- 16 the case where no carry is produced from the low order bit,
- wherein the second signal outputted from the second gate
- 18 is given as a second carry signal which is the carry signal in
- 19 the case where the carry is produced from the low order bit,
- 20 and
- 21 wherein the fourth signal outputted from the fourth gate
- 22 is a result of the exclusive OR operation performed on the two
- 23 input bits.
 - 1 6. An adder according to claim 4, wherein, of the circuit
 - 2 stages, when the (N-M+1)-th circuit stage which is specified
 - 3 by the integer M that satisfies $1 \le M < N$ is divided in a virtual
 - 4 form into 2^{M} sub-circuits corresponding to every $2^{(N-M)}$ bits of
 - 5 the input data,
 - 6 the (N-M+1)-th circuit stage comprises:
 - 7 $2^{(N-M-1)}$ multiplexers, each of which receives a pair of
 - 8 signals which are outputs of one of the conditional cell and

the carry selector which are provided for a corresponding bit 9 in a preceding circuit stage; receives a signal outputted from 10 one of the full adder and the multiplexer which are provided 11 for a bit in a circuit stage preceding by one stage, and which 12 corresponds to a $(2^{(N-M-1)}+1)$ -th bit from a top in a first 13 sub-arithmetic circuit; selects an actual carry signal in 14 accordance with the received signal; and outputs the actual carry 15 signal, the multiplexers being provided corresponding to higher 16 2^(N-M-1) bits of the first sub-arithmetic circuit which include 17 an input from a bit corresponding to a $2^{(N-M)}$ -th bit from the 18 least significant bit in a high order direction; 19 $(2^{(N-1)} - 2^{(N-M-1)})$ carry selectors, each of which receives 20 a pair of signals which are outputs of one of the conditional 21 cell, the carry selector, and the converter, which are provided 22 for the corresponding bit in the preceding circuit stage; 23 receives a pair of selection signals which are outputs of one 24 of the conditional cell and the carry selector which are provided 25 for a bit in the circuit stage preceding by one stage, and which 26 corresponds to the $(2^{(N-M-1)}+1)$ -th bit from the top in a 27 sub-circuit; selects a pair of signals indicating the provisional 28 carriers or the provisional sums in the following circuit stage 29 in accordance with the selection signals; and outputs the 30 selected pair of signals, the carry selectors being provided 31 corresponding to the higher 2 (N-M-1) bits in the sub-circuit which 32 is included in a second sub-arithmetic circuit composed of a 33 sub-circuit that receives a carry signal corresponding to the 34 most significant bit or a third sub-arithmetic circuit composed 35 second to $(2^{M}-1)$ -th sub-circuits from the second 36 37 sub-arithmetic circuit in the low order direction; and

2^(N-M-1) converters, each of which receives a pair of signals

38

- 39 which are outputs of one of the conditional cell and the carry 40 selector which are provided for the corresponding bit in the 41 preceding circuit stage and indicate the provisional carriers, 42 and an exclusive OR signal outputted from the conditional cell 43 corresponding to a bit higher by one bit in the first circuit 44 stage; converts the received pair of signals into a pair of signals 45 indicating the provisional sums; and outputs the pair of signals 46 indicating the provisional sums, the converters being provided 47 corresponding to lower 2^(N-M-1) bits in the second sub-arithmetic 48 circuit.
 - 7. An adder according to claim 6, wherein each of the conditional cells comprises:
 - a first gate that receives two input bits and performs an AND operation on the two input bits to output a first signal;
 - 5 a second gate that receives the two input bits and performs 6 an OR operation on the two input bits to output a second signal;
 - 7 a third gate that receives the first signal outputted from
- 8 the first gate and inverts the received first signal to output
- 9 a third signal; and
- a fourth gate that receives the second signal outputted
- 11 from the second gate and the third signal outputted from the
- 12 third gate and performs an AND operation on the second signal
- 13 and the third signal to output a fourth signal,
- 14 wherein the first signal outputted from the first gate
- 15 is given as a first carry signal which is the carry signal in
- 16 the case where no carry is produced from the low order bit,
- wherein the second signal outputted from the second gate
- 18 is given as a second carry signal which is the carry signal in
- 19 the case where the carry is produced from the low order bit,

- 20 and
- 21 wherein the fourth signal outputted from the fourth gate
- 22 is a result of the exclusive OR operation performed on the two
- 23 input bits.
 - 8. An adder according to claim 6, wherein each of the converters comprises:
 - a first exclusive OR circuit that receives one of the pair
 - 4 of signals indicating the provisional carriers and the exclusive
 - 5 OR signal outputted from the conditional cell corresponding to
 - 6 the bit higher by one bit in the first circuit stage and outputs
 - 7 one of the pair of signals indicating the provisional sums; and
 - 8 a second exclusive OR circuit that receives the other of
- 9 the pair of signals indicating the provisional carriers and the
- 10 exclusive OR signal, and outputs the other of the pair of signals
- 11 indicating the provisional sums.
 - 9. An adder according to claim 6, wherein each of the carry
 - 2 selectors comprises:
 - a first multiplexer that receives a pair of input signals
 - 4 indicating the provisional carriers, selects one of the pair
 - 5 of input signals in accordance with one of the pair of selection
 - 6 signals, and outputs the selected one as one of a pair of output
 - 7 signals; and
- 8 a second multiplexer that receives the pair of input
- 9 signals, selects one of the pair of input signals in accordance
- 10 with the other of the pair of selection signals, and outputs
- 11 the selected one as the other of the pair of output signals.
 - 1 10. An adder according to claim 6, wherein the (N+1)-th

2 circuit stage comprises:

a multiplexer that receives a pair of signals outputted from a highest order carry selector provided corresponding to the most significant bit of the input data in the N-th circuit stage, selects an output carry signal in accordance with the selection signal outputted the multiplexer corresponding to a $(2^{(N-1)}+1)$ -th bit from the most significant bit of the input data in the low order direction in the N-th circuit stage, and outputs the output carry signal; $(2^{(N-1)}-1)$ multiplexers, each of which receives the pair

of signals outputted from one of the carry selector and the converter which are provided for a corresponding bit in the N-th circuit stage, selects a signal corresponding to an actual bit sum of a bit higher by one bit in accordance with the selection signal outputted from the multiplexer corresponding to the $(2^{(N-1)}+1)$ -th bit from the most significant bit of the input data in the low order direction in the N-th circuit stage, and outputs the signal corresponding to an actual bit sum of a bit higher by one bit, the multiplexers being provided corresponding to a second bit to a $2^{(N-1)}$ -th bit from the most significant bit of the input data in the low order direction; and

 $2^{(N-1)}$ exclusive OR circuits, each of which receives the actual carry signal outputted from one of the full adder and the multiplexer which are provided for the corresponding bit in a preceding circuit stage and the exclusive OR signal outputted from the conditional cell corresponding to the bit higher by one bit in the first circuit stage, and outputs a signal corresponding to an actual bit sum of a bit higher by one bit, the exclusive OR circuits being provided corresponding to a $(2^{(N-1)}+1)$ -th bit to a 2^N -th bit from the most significant bit

- 32 of the input data in the low order direction.
- 1 11. An adder according to claim 10, wherein each of the
- 2 conditional cells comprises:
- 3 a first gate that receives two input bits and performs
- 4 an AND operation on the two input bits to output a first signal;
- 5 a second gate that receives the two input bits and performs
- 6 an OR operation on the two input bits to output a second signal;
- 7 a third gate that receives the first signal outputted from
- 8 the first gate and inverts the received first signal to output
- 9 a third signal; and
- 10 a fourth gate that receives the second signal outputted
- 11 from the second gate and the third signal outputted from the
- 12 third gate and performs the AND operation on the second signal
- 13 and the third signal to output a fourth signal,
- 14 wherein the first signal outputted from the first gate
- 15 is given as a first carry signal which is the carry signal in
- 16 the case where no carry is produced from the low order bit,
- wherein the second signal outputted from the second gate
- 18 is given as a second carry signal which is the carry signal in
- 19 the case where the carry is produced from the low order bit,
- 20 and
- 21 wherein the fourth signal outputted from the fourth gate
- 22 is a result of the exclusive OR operation on the two input bits.
- 1 12. An adder according to claim 10, wherein each of the
- 2 converters comprises:
- 3 a first exclusive OR circuit that receives one of the pair
- 4 of signals indicating the provisional carriers and the exclusive
- 5 OR signal outputted from the conditional cell corresponding to

- 6 the bit higher by one bit in the first circuit stage, and outputs
- 7 one of the pair of signals indicating the provisional sums; and
- 8 a second exclusive OR circuit that receives the other of
- 9 the pair of signals indicating the provisional carriers and the
- 10 exclusive OR signal, and outputs the other of the pair of signals
- 11 indicating the provisional sums.
 - 1 13. An adder according to claim 10, wherein each of the
 - 2 carry selectors comprises:
 - 3 a first multiplexer that receives a pair of input signals
 - 4 indicating the provisional carriers, selects one of the pair
 - 5 of input signals in accordance with one of the pair of selection
 - 6 signals, and outputs the selected one as one of a pair of output
 - 7 signals; and
 - 8 a second multiplexer that receives the pair of input
- 9 signals, selects one of the pair of input signals in accordance
- 10 with the other of the pair of selection signals, and outputs
- 11 the selected one as the other of the pair of output signals.